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Abstract
Coarse-Grained Reconfigurable Architectures(CGRAs) can be employed for
accelerating computational workloads that demand both flexibility and per-
formance. CGRAs comprise a set of computation elements interconnected
using a network and this interconnection of computation elements is referred
to as a reconfigurable fabric. The size of application that can be accom-
modated on the reconfigurable fabric is limited by the size of instruction
buffers associated with each Compute element. When an application cannot
be accommodated entirely, application is partitioned such that each of these
partitions can be executed on the reconfigurable fabric. These partitions are
scheduled by an orchestrator. The orchestrator employs dynamic dataflow
execution paradigm. Dynamic dataflow execution paradigm has inherent
support for synchronization and helps in exploitation of parallelism that
exists across application partitions. In this thesis, we present a compiler that
targets such CGRAs.
The compiler presented in this thesis is capable of accepting applications
specified in C89 standard. To enable architectural design space exploration,
the compiler is designed such that it can be customized for several instances
of CGRAs employing dataflow execution paradigm at the orchestrator. This
can be achieved by specifying the appropriate configuration parameters to
the compiler. The focus of this thesis is to provide efficient support for
various kinds of parallelism while ensuring correctness. The compiler is
designed to support fine-grained task level parallelism that exists across
iterations of loops and function calls. Additionally, compiler can also support
pipeline parallelism, where a loop is split into multiple stages that execute in
a pipelined manner.
The prototype compiler, which targets multiple instances of a CGRA, is
demonstrated in this thesis. We used this compiler to target multiple variants
of CGRAs employing dataflow execution paradigm. We varied the reconfigur-
able fabric, orchestration mechanism employed, size of instruction buffers.
We also choose applications from two different domains viz. cryptography
and linear algebra. The execution time of the CGRA (the best among all
instances) is compared against an Intel Quad core processor. Cryptography
applications show a performance improvement ranging from more than one
order of magnitude to close to two orders of magnitude. These applications
iv
have large amounts of ILP and our compiler could successfully expose the
ILP available in these applications. Further, the domain customization also
played an important role in achieving good performance. We employed
two custom functional units for accelerating Cryptography applications and
compiler could efficiently use them. In linear algebra kernels we observe
multiple iterations of the loop executing in parallel, effectively exploiting
loop-level parallelism at runtime. Inspite of this we notice close to an order
of magnitude performance degradation. The reason for this degradation can
be attributed to the use of non-pipelined floating point units, and the delays
involved in accessing memory. Pipeline parallelism was demonstrated using
this compiler for FFT and QR factorization. Thus, the compiler is capable of
efficiently supporting different kinds of parallelism and can support complete
C89 standard. Further, the compiler can also support different instances of
CGRAs employing dataflow execution paradigm.
